Area optimization and power consumption reduction are the most significant factors for the development and implementation of a DSP processor. The Finite Impulse response filter is a critical building block in the development and implementation of a DSP processor. The adder blocks, flip flops, and multiplier blocks make up the Finite Impulse Response (FIR) Filter. The production of the FIR Filter is heavily controlled by the multiplier, which is the slowest block of all. In this research, the Finite Impulse Response Filter has been presented utilizing four different multipliers, namely Array multiplier, Wallace Tree Multiplier, Bough Wooley Multiplier, and Booth Multiplier, and both proposed FIR filters have been compared for various parameters. In this study, approaches for increasing CPU speed were proposed. Based on Vedic mathematics, this initiative presented strategies for increasing CPU speed. In probabilistic mathematics, this is equivalent to array and booth multiplication. When the number of bits rises, the gate delay and area increase slowly in comparison to other multipliers. This study describes a method for modifying the architecture of the probabilistic multiplier using existing approaches to boost processor speed. Verilog HDL is used to design the proposed filters and they are implemented in Xilinx 14.2 ISE tools. There has been an improvement in both the area and the delay. FIR Filters for low voltage and high current are made excellent by the booth multiplier's low power consumption, reduction in delay, and operational frequency.
Design and Analysis of Multipliers using Hybrid Full Adder
2023-11-22
308080 byte
Conference paper
Electronic Resource
English
Design and Analysis of Hybrid full adder Topology using Regular and Triplet Logic Design
BASE | 2020
|Design of Quaternary Half Adder Using Hybrid SETMOS Cell
British Library Conference Proceedings | 2012
|A 2x2 Bit Multiplier Using Hybrid 13T Full Adder with Vedic Mathematics Method
BASE | 2018
|