• With cache partitioning & memory pools • Bound WCET behavior much more tightly with ACET behavior. • Minimize “budgeted-but-unused” time. • Enable much higher levels of processor utilization. • Simplify interference pattern analysis in single-core and multicore environments. • Simplify verification & certification processes.
Managing cache partitioning in multicore processors for certifiable, safety-critical avionics software applications
2014-10-01
4409971 byte
Conference paper
Electronic Resource
English
European Patent Office | 2019
|European Patent Office | 2020
|Reusing Safety-Critical Avionics Software
British Library Conference Proceedings | 2012
|