This paper presents the technique and results of Single Event Upsets fault injection in the configuration bit-stream of SRAM-based FPGAs through partial reconfiguration of configuration frames. The Xilinx Virtex5 LX50 is used in the experiments. The Single Event Upset controller macro is used injecting faults to random locations of the FPGA bit-stream. The effects were studied on a design consisting of 4 embedded processor systems implemented in the FPGA. MATLAB is used for developing the external fault injection control environment.
Evaluation of SRAM based FPGA performance by simulating SEU through fault injection
2013-06-01
679100 byte
Conference paper
Electronic Resource
English
Multiple Fault Injection Platform for SRAM-Based FPGA Based on Ground-Level Radiation Experiments
Springer Verlag | 2016
|Evaluating SEU effects in SRAM-based FPGA with bit-by-bit upset fault injection
British Library Online Contents | 2012
|Multilevel fault tolerance reinforcement satellite information processing system based on SRAM FPGA
European Patent Office | 2015
|A Fault Injection technique oriented to SRAM-FPGAs
Springer Verlag | 2016
|SEU mitigation strategies for SRAM-based FPGA
SPIE | 2011
|