This paper presents a parallel array of processors implemented in a Field Programmable Gate Array (FPGA) for the solution of linear equation systems. The solution is performed using the division-free Gaussian elimination method. This algorithm was implemented in integrated processors in a FPGA Spartan 3 of Xilinx. A top-down design was used. The architecture modules were designed in VHDL language and simulated using the Model Sim 6.3f software. The proposed architecture can handle IEEE 754 single and double precision floating-point data and the architecture is implemented in 240 identical processors. Also, an algorithmic complexity of O(n2) was obtained using a n2 processor scheme that performs the solution of the linear equations.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Array Processors Designed with VHDL for Solution of Linear Equation Systems Implemented in a FPGA


    Contributors:


    Publication date :

    2010-09-01


    Size :

    906061 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Parallel Architecture for the Solution of Linear Equation Systems Implemented in FPGA

    Alonso, Ruben Martinez / Lucio, Domingo Torres | IEEE | 2009



    FPGA-Design: Aldec-Simulatoren lernen VHDL 2008

    British Library Online Contents | 2011


    Spacewire Routers Implemented with FPGA Technology

    Habinc, S. / Isomaki, M. / European Space Agency | British Library Conference Proceedings | 2011


    Automatic VHDL generation software tool for parameterized FPGA based FFT architectures

    Schmuland, T E / Longbrake, M B / Buxa, P E et al. | IEEE | 2010