This paper presents a communication scheme design with VHDL language for parallel array of processors implemented in a Field Programmable Gate Array (FPGA) for the solution of linear equation systems. The solution is performed using the division-free Gaussian elimination method. This algorithm was implemented in integrated processors in a FPGA Spartan 3 of Xilinx. The communication design uses read/write communication channels. These channels transmit the coefficients calculated with division free Gaussian elimination method from Processor Elements (PE) to another in the array of parallel architecture. Vertical channels are used for the columns onto the processor grid whereas horizontal channels are used for rows. A top-down design was used. The proposed architecture can handle IEEE 754 single and double precision floating-point data and the architecture is implemented in 240 identical processors.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Communication Scheme Design for Parallel Architecture Implemented in a FPGA for Solution of Linear Equation Systems


    Contributors:


    Publication date :

    2010-09-01


    Size :

    936356 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Parallel Architecture for the Solution of Linear Equation Systems Implemented in FPGA

    Alonso, Ruben Martinez / Lucio, Domingo Torres | IEEE | 2009



    Spacewire Routers Implemented with FPGA Technology

    Habinc, S. / Isomaki, M. / European Space Agency | British Library Conference Proceedings | 2011


    Gate density advantage of parallel-operation-oriented FPGA architecture

    Fujimori, Takumi / Watanabe, Minora | IEEE | 2017


    Gait of a Biped Robot Implemented on a FPGA

    Segura, C. / Cortes, J. | British Library Conference Proceedings | 2014