Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Efficient Systolic Architecture for VLSI Realization of 2-D Hartley-Like Transform


    Contributors:


    Publication date :

    2013-01-01


    Size :

    7 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English


    Classification :

    DDC:    004.05



    Efficient Systolic Architecture for VLSI Realization of 2-D Hartley-like Transform

    Maharna, G.S. / Meher, P.K. / Mohanty, B.K. | British Library Online Contents | 2013



    Systolic VLSI Reed-Solomon Decoder

    Shao, H. M. / Truong, T. K. / Deutsch, L. J. et al. | NTRS | 1986



    Hartley Transform in Compression of Medical Ultrasonic Images

    Duleba, I. / IEEE | British Library Conference Proceedings | 1999