Parallel Algorithms and Systolic Architectures for 1-and 2-D Interpolation using Discrete Hartley Transform
2000-01-01
7 pages
Article (Journal)
English
DDC: | 004.16 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Efficient Systolic Architecture for VLSI Realization of 2-D Hartley-like Transform
British Library Online Contents | 2013
|Efficient Systolic Architecture for VLSI Realization of 2-D Hartley-Like Transform
British Library Online Contents | 2013
|Parallel algorithms for a hypercomplex discrete fourier transform
British Library Online Contents | 2007
|Direct split-radix algorithm for fast computation of type-II discrete Hartley transform
BASE | 2020
|British Library Online Contents | 2000
|