Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    AES-Beschleunigung uber Befehlssatzerweiterung: Die eigene Crypto-Engine im Xilinx-FPGA


    Published in:

    ELEKTRONIK -MUNICH- ; 59 , 4 ; 18-19


    Publication date :

    2010-01-01


    Size :

    2 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    German


    Classification :

    DDC:    621.3




    4D-8PSK trellis coded modulation: Implementation on Xilinx Virtex-6 FPGA

    Addabbo, P. / Beltramonte, T. / di Bisceglie, M. et al. | IEEE | 2015



    Single event upset suspectibility testing of the Xilinx Virtex II FPGA

    Carmichael, C. / Swift, C. / Yui, G. | NTRS | 2002


    SEU and SEFI Protection for DDR3 Memories in a Xilinx Zynq-7000 FPGA

    Cobreces, A. / Tabero, J. / Regadio, A. et al. | IEEE | 2017