Design of a Linear Systolic Modular Multiplier/Squarer for the Fast Modular Exponentiation
INTERNATIONAL JOURNAL OF COMPUTERS AND THEIR APPLICATIONS ; 10 , 1 ; 34-42
2003-01-01
9 pages
Article (Journal)
English
DDC: | 004 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Efficient parallel finite field modular multiplier
IEEE | 2003
|Effcient Parallel Finite Field Modular Multiplier
British Library Conference Proceedings | 2003
|Systolic Array for Binary Multiplier
British Library Conference Proceedings | 1994
|SQAC Using Folding-Merging Based Squarer
IEEE | 2019
|Online Contents | 1998