In tins paper, a redundant canonical basis representation with the irreducible all one polynomial (AOP) is defined. Based on the proposed redundant representation, the multiplication operation can be simplified. A fast bit-parallel multipliers is proposed that require (m + 1)/sup 2/ 2-input AND gates and m(m + 1) 2-input XOR gates. The time delay is T/sub AND/ + [log/sub 2/(m + 1)]T/sub XOR/. The proposed architectures are highly modular and well suited for high speed VLSI implementations.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Efficient parallel finite field modular multiplier


    Contributors:
    Hua Li, (author)


    Publication date :

    2003-01-01


    Size :

    201738 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Effcient Parallel Finite Field Modular Multiplier

    Li, H. / IEEE | British Library Conference Proceedings | 2003


    Design of a Linear Systolic Modular Multiplier/Squarer for the Fast Modular Exponentiation

    Lee, K.-J. / Kim, K.-W. / Lee, W.-H. et al. | British Library Online Contents | 2003


    Parallel modular converter architecture for efficient ground electric vehicles

    KROLAK MATTHEW J / LIU SHENGYI | European Patent Office | 2018

    Free access

    PARALLEL MODULAR CONVERTER ARCHITECTURE FOR EFFICIENT GROUND ELECTRIC VEHICLES

    KROLAK MATTHEW J / LIU SHENGYI | European Patent Office | 2019

    Free access

    PARALLEL MODULAR CONVERTER ARCHITECTURE FOR EFFICIENT GROUND ELECTRIC VEHICLES

    KROLAK MATTHEW J / LIU SHENGYI | European Patent Office | 2017

    Free access