Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    VLSI Hierarchical Placement Using Discrete Tunneling Algorithm


    Contributors:
    Koakutsu, S. (author) / Nagano, H. (author) / Hirata, H. (author)


    Publication date :

    1995-01-01


    Size :

    5 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    Unknown


    Classification :

    DDC:    629.8



    Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement

    Sait, S. M. / Ali, M. I. / Zaidi, A. M. | British Library Online Contents | 2007




    Zero Placement for Discrete Time Systems

    Juang, Jer-Nan / Longman, Richard W. | Springer Verlag | 2023


    Zero Placement for Discrete Time Systems

    Juang, Jer-Nan / Longman, Richard W. | Springer Verlag | 2023