Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement


    Contributors:
    Sait, S. M. (author) / Ali, M. I. (author) / Zaidi, A. M. (author)


    Publication date :

    2007-01-01


    Size :

    22 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English


    Classification :

    DDC:    003.3



    Parallel VLSI Architecture

    Truong, T. K. / Reed, I. / Yeh, C. et al. | NTRS | 1985


    VLSI Hierarchical Placement Using Discrete Tunneling Algorithm

    Koakutsu, S. / Nagano, H. / Hirata, H. | British Library Online Contents | 1995


    Digital Control Parallel VLSI Processor

    Kameyama, M. | British Library Online Contents | 1995


    Parallel architectures for optoelectronic VLSI processing

    Fey, D. / Grimm, G. / Erhard, W. et al. | British Library Conference Proceedings | 1999


    VLSI implementation of parallel Kalman filters

    TRAVASSOS, R. / ANDREWS, A. | AIAA | 1982