Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High-Level Low Power FPGA Design Methodology


    Contributors:

    Conference:

    National aerospace and electronics conference; NAECON 2000 ; 2000 ; Dayton, OH



    Publication date :

    2000-01-01


    Size :

    6 pages


    Remarks:

    IEEE cat no 00CH37093




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    High-level low power FPGA design methodology

    Wolff, F.G. / Knieser, M.J. / Weyer, D.J. et al. | IEEE | 2000


    Real-Time FPGA Simulation of Electric Ship Power System Using High-Level Synthesis

    Mustafa, Hadil / Kredo, Kurtis / Crosbie, Roy et al. | IEEE | 2019


    FPGA-Based Modeling and Design Methodology of a Digital Pre-distortion System for Power Amplifier Linearization

    Juarez-Cazares, S. A. / Melendez-Cano, A. / Cardenas-Valdez, J. R. et al. | IEEE | 2016


    A Methodology for Design-Level Performance Modeling

    Smarkusky, D. L. / Ammar, R. A. | British Library Online Contents | 2004


    A High Level Software Environment for FPGA Based Image Processing

    Benkrid, K. / Crookes, D. / Bouridane, A. et al. | British Library Conference Proceedings | 1999