High-Level Low Power FPGA Design Methodology
National aerospace and electronics conference; NAECON 2000 ; 2000 ; Dayton, OH
2000-01-01
6 pages
IEEE cat no 00CH37093
Aufsatz (Konferenz)
Englisch
aerospace , electronics , NAECON , IEEE
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
High-level low power FPGA design methodology
IEEE | 2000
|A High Level Software Environment for FPGA Based Image Processing
British Library Conference Proceedings | 1999
|A Methodology for Design-Level Performance Modeling
British Library Online Contents | 2004
|