Silicon-on-insulator (SOI) technologies have been developed for radiation-hardened military and space applications. The use of SOI has been motivated by the full dielectric isolation of individual transistors, which prevents latch-up. The sensitive region for charge collection in SOI technologies is much smaller than for bulk-silicon devices potentially making SOI devices much harder to single event upset (SEU). In this study, 64 kB SOI SRAMs were exposed to different heavy ions, such as Cu, Br, I, Kr. Experimental results show that the heavy ion SEU threshold linear energy transfer (LET) in the 64 kB SOI SRAMs is about 71.8 MeV cm2/mg. Accorded to the experimental results, the single event upset rate (SEUR) in space orbits were calculated and they are at the order of 10(exp-13) upset/(day bit).


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Experimental study on heavy ion single event effects in SOI SRAMs


    Weitere Titelangaben:

    Experimentelle Untersuchung einzelner Schwerionenereignisse in SOI-SRAMs


    Beteiligte:
    Li, Yonghong (Autor:in) / He, Chaohui (Autor:in) / Zhao, Fazhan (Autor:in) / Guo, Tianlei (Autor:in) / Liu, Gang (Autor:in) / Han, Zhengsheng (Autor:in) / Liu, Jie (Autor:in) / Guo, Gang (Autor:in)


    Erscheinungsdatum :

    2009


    Format / Umfang :

    4 Seiten, 8 Quellen




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Print


    Sprache :

    Englisch






    SEE-Hardened-by-Design Area-Efficient SRAMs

    Lam, D. Y. / Lan, J. / McMurchie, L. et al. | British Library Conference Proceedings | 2005


    Impact of aging on radiation hardness(CMOS SRAMs)

    Shaneyfelt, M.R. / Winokur, P.S. / Fleetwood, D.M. et al. | Tema Archiv | 1997