Silicon-on-insulator (SOI) technologies have been developed for radiation-hardened military and space applications. The use of SOI has been motivated by the full dielectric isolation of individual transistors, which prevents latch-up. The sensitive region for charge collection in SOI technologies is much smaller than for bulk-silicon devices potentially making SOI devices much harder to single event upset (SEU). In this study, 64 kB SOI SRAMs were exposed to different heavy ions, such as Cu, Br, I, Kr. Experimental results show that the heavy ion SEU threshold linear energy transfer (LET) in the 64 kB SOI SRAMs is about 71.8 MeV cm2/mg. Accorded to the experimental results, the single event upset rate (SEUR) in space orbits were calculated and they are at the order of 10(exp-13) upset/(day bit).


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Experimental study on heavy ion single event effects in SOI SRAMs


    Additional title:

    Experimentelle Untersuchung einzelner Schwerionenereignisse in SOI-SRAMs


    Contributors:
    Li, Yonghong (author) / He, Chaohui (author) / Zhao, Fazhan (author) / Guo, Tianlei (author) / Liu, Gang (author) / Han, Zhengsheng (author) / Liu, Jie (author) / Guo, Gang (author)


    Publication date :

    2009


    Size :

    4 Seiten, 8 Quellen




    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English






    SEE-Hardened-by-Design Area-Efficient SRAMs

    Lam, D. Y. / Lan, J. / McMurchie, L. et al. | British Library Conference Proceedings | 2005


    Impact of aging on radiation hardness(CMOS SRAMs)

    Shaneyfelt, M.R. / Winokur, P.S. / Fleetwood, D.M. et al. | Tema Archive | 1997