It is believed that the increase in SEUs with more modern devices may have serious consequences for future space missions. The physics behind an SEU is discussed as well as SEU test philosophy and equipment, and testing results. It is concluded that the problem may be ameliorated by careful device selection and the use of redundancy or error correction.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Single event upset (SEU) testing at JPL


    Beteiligte:
    Coss, James R. (Autor:in)

    Kongress:

    Aerospace Testing Seminar ; 1987 ; Los Angeles, CA, United States


    Erscheinungsdatum :

    01.01.1987


    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Keine Angabe


    Sprache :

    Englisch




    Testing Electronic Devices for Single-Event Upset

    Nichols, D. K. / Price, W. E. / Malone, C. J. | NTRS | 1986


    SINGLE EVENT UPSET PROTECTION

    GEORGIN MARC J | Europäisches Patentamt | 2024

    Freier Zugriff

    SINGLE EVENT UPSET PROTECTION

    GEORGIN MARC J | Europäisches Patentamt | 2024

    Freier Zugriff

    Independent Single Event Upset Testing of the Xilinx V5QV

    Berg, Melanie D. / Label, Kenneth A. / Kim, Hak et al. | NTRS | 2014


    Single event upset mitigation testing of SRAM-based FPGAs

    Yuguang, J. / Jianwei, H. / Xiang, Z. et al. | British Library Online Contents | 2014