Single event upset mitigation testing of SRAM-based FPGAs
JOURNAL- BEIJING UNIVERSITY OF AERONAUTICS AND ASTRONAUTICS ; 40 , 8 ; 1073-1077
01.01.2014
5 pages
Aufsatz (Zeitschrift)
Unbekannt
DDC: | 629.4 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Single event upset (SEU) testing at JPL
NTRS | 1987
|Testing Electronic Devices for Single-Event Upset
NTRS | 1986
|Single event mitigation for Xilinx 7-series FPGAs
IEEE | 2018
|