After a general introduction concerning flight simulator development problems and the goals of the study, functional and development requirements are specified and the needed computing capacity is evaluated. (The same methodology can be applied to any real-time embedded computer system.) Typical benchmarks are introduced and analytical expressions on the time spent on communication are explained for cases of common memory, Multibus II and VME. The conclusions indicate the preferred solution, why it was selected and intentions for continuation of this work in the immediate future. The methodology presented and the resulting solution provide a simple way for combining existing hardware elements to achieve a low-cost implementation.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementation of a flight trainer simulator using a microprocessor based network: a system architecture selection report


    Additional title:

    Implementierung eines Flugtrainer-Simulators mit einem Netzwerk auf Basis von Mikroprozessoren: ein Bericht über die Auswahl der Systemarchitektur


    Contributors:
    Efrati, A. (author) / Feinmesser, D. (author) / Megidish, E. (author) / Rosemberg, F. (author) / Shalom, P. (author) / Yogev, R. (author)


    Publication date :

    1990


    Size :

    6 Seiten, 10 Quellen




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English





    UDOFTT -- Digital computer controlled flight simulator-trainer

    Wargo, J.J. | Engineering Index Backfile | 1961


    A-10A Operational Flight Trainer simulator flight control system and aerodynamics

    JOHNSON, K. / PORTALATIN, A. / RINALI, P. | AIAA | 1981



    PARATROOPER TRAINER-SIMULATOR

    KRASOV ANDREJ LEONIDOVICH / KOBERNICHENKO ANATOLIJ BORISOVICH / KUTOVOJ SERGEJ STEPANOVICH et al. | European Patent Office | 2016

    Free access