The devices which will be described here are a new generation of multiplexers designed as switched-FET direct readouts (DRO) charge-integration nodes of very low capacitance for low background flux detectors. Based on the success of the NICMOS program, they have been designed and produced using processes optimized for operation of the devices at temperatures below 10 K with significantly lower noise than devices produced by non-optimized processes. A set of special features is incorporated, including an all-PMOS unit cell configuration, but with CMOS decoding of address signals and other logic levels. A number of lot splits were made in the production process to determine the best device types for low-temperature noise performance. Several of the successful splits were tested for various device characteristics.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    256x256 switched-FET multiplexer for spaceborne astronomical applications


    Additional title:

    Geschaltete 256x256-FET-Multiplexer für astronomische Weltraumanwendungen


    Contributors:


    Publication date :

    1992


    Size :

    9 Seiten, 14 Bilder, 6 Quellen




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Feasibility of a cryogenic multiplexer for spaceborne applications

    Rosgen, T. / Reyneri, L. / Devit, O.N. | Tema Archive | 1987



    256X256 CMOS Active Pixel Sensor Camera-on-a-Chip

    Fossum, E. R. / Staller, C. O. / Pain, B. et al. | NTRS | 1996



    Hybrid 256x256 LWIR FPA using MBE-grown HgCdTe on GaAs [2552-41]

    Kawahara, A. / Ajisawa, A. / Miyamoto, K. et al. | British Library Conference Proceedings | 1995