The devices which will be described here are a new generation of multiplexers designed as switched-FET direct readouts (DRO) charge-integration nodes of very low capacitance for low background flux detectors. Based on the success of the NICMOS program, they have been designed and produced using processes optimized for operation of the devices at temperatures below 10 K with significantly lower noise than devices produced by non-optimized processes. A set of special features is incorporated, including an all-PMOS unit cell configuration, but with CMOS decoding of address signals and other logic levels. A number of lot splits were made in the production process to determine the best device types for low-temperature noise performance. Several of the successful splits were tested for various device characteristics.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    256x256 switched-FET multiplexer for spaceborne astronomical applications


    Weitere Titelangaben:

    Geschaltete 256x256-FET-Multiplexer für astronomische Weltraumanwendungen


    Beteiligte:
    McMurray, R.E. jun. (Autor:in) / McKelvey, M.E. (Autor:in) / McCreight, C.R. (Autor:in) / Kleinhans, W.A. (Autor:in) / Low, F.J. (Autor:in)


    Erscheinungsdatum :

    1992


    Format / Umfang :

    9 Seiten, 14 Bilder, 6 Quellen




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    Feasibility of a cryogenic multiplexer for spaceborne applications

    Rosgen, T. / Reyneri, L. / Devit, O.N. | Tema Archiv | 1987



    256X256 CMOS Active Pixel Sensor Camera-on-a-Chip

    Fossum, E. R. / Staller, C. O. / Pain, B. et al. | NTRS | 1996



    A 256x256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output

    Decker, S. / McGrath, R. / Brehmer, K. et al. | Tema Archiv | 1998