This paper is aimed at detecting and recognizing speed-limit signs in real-time. The recognition of speed-limit signs gives the necessary reminders and warnings to the drivers who may ignore the speed-limit signs. In the previous literatures, most of proposed schemes for real-time detection and recognition of traffic signs employed the software approach. It not only needs a large amount of data processing, but also requires a high demand of hardware. Therefore, we propose a hardware-software co-design scheme on FPGA, where regular computations are executed in parallel with hardware, resulting in detecting and recognizing speed-limit signs in real-time. The experiments show that our proposed scheme can detect and recognize a speed-limit sign in 62.558 ms. The detection rate is about 99 %. And the recognition rate is 100 %.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An Efficient Embedded System for the Detection and Recognition of Speed-Limit Signs


    Contributors:


    Publication date :

    2014


    Size :

    8 Seiten





    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Efficient recognition of speed limit signs

    Torresen, J. / Bakke, J.W. / Sekanina, L. | IEEE | 2004



    An Efficient Real-Time Speed Limit Signs Recognition Based on Rotation Invariant Feature

    Liu, W. / Lv, J. / Gao, H. et al. | British Library Conference Proceedings | 2011


    TRAFFIC SIGNS RECOGNITION DEVICE AND SPEED LIMIT PROVIDING METHOD THEREOF

    RO DAI CHANG | European Patent Office | 2017

    Free access

    Effect of speed limit signs

    Coleman, R.R. | Engineering Index Backfile | 1957