This paper is aimed at detecting and recognizing speed-limit signs in real-time. The recognition of speed-limit signs gives the necessary reminders and warnings to the drivers who may ignore the speed-limit signs. In the previous literatures, most of proposed schemes for real-time detection and recognition of traffic signs employed the software approach. It not only needs a large amount of data processing, but also requires a high demand of hardware. Therefore, we propose a hardware-software co-design scheme on FPGA, where regular computations are executed in parallel with hardware, resulting in detecting and recognizing speed-limit signs in real-time. The experiments show that our proposed scheme can detect and recognize a speed-limit sign in 62.558 ms. The detection rate is about 99 %. And the recognition rate is 100 %.
An Efficient Embedded System for the Detection and Recognition of Speed-Limit Signs
2014
8 Seiten
Aufsatz (Konferenz)
Englisch
Efficient recognition of speed limit signs
IEEE | 2004
|Engineering Index Backfile | 1957
|Traffic signs recognition device and speed limit providing method thereof
Europäisches Patentamt | 2018
|An Efficient Real-Time Speed Limit Signs Recognition Based on Rotation Invariant Feature
British Library Conference Proceedings | 2011
|TRAFFIC SIGNS RECOGNITION DEVICE AND SPEED LIMIT PROVIDING METHOD THEREOF
Europäisches Patentamt | 2017
|