Several conditions can cause a microprocessor to go into a reset state. The real-time control systems commonly found in automobiles or machinery must manage reset conditions well to prevent the system from damaging the mechanisms being controlled or from causing other disastrous consequences. One way to manage such difficulties is to construct a state machine that prioritizes and handles each reset. The state machine detects common reset conditions, such as loss of clock or improper address accesses, signals the processor reset line, and generates the address of the routine that handles the exception. This address is put on the address bus for use by the CPU. In one case, such a state machine was implemented on the same IC as an enhanced 6800-type processor for use in automotive engine control. The same logic states can be used to develop similar circuits for other applications. Such a state machine could be implemented either in discrete circuits or as a semicustom IC. In addition, some standard microprocessors will shortly provide reset-detection facilities on chip. The 68HC11 processor, for example, will contain loss-of-clock detection.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Prioritized resets for microprocessors


    Additional title:

    Vorrangige Loeschungen fuer Mikroprozessoren zur Vermeidung von Schaeden


    Contributors:

    Published in:

    Machine Design ; 57 , 11 ; 128-132


    Publication date :

    1985


    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English






    DETERMINING ACCURACY OF SMOOTHED NAVIGATION SOLUTION USING FILTERED RESETS

    KARNICK DREW ALAN | European Patent Office | 2022

    Free access


    Determining accuracy of smoothed navigation solution using filtered resets

    KARNICK DREW ALAN | European Patent Office | 2024

    Free access