A method of implementing high-speed IIR digital filter in FPGA is proposed, and the stability problem of IIR digital filter coefficients after rounding is theoretically analyzed; the filter is designed using FDATool, and the simulation is programmed in Matlab; the method of experimental simulation is used. Determine the quantization word length of the IIR filter coefficients to ensure the optimization of IIR filter performance and hardware resources, so that the IIR filter can be applied to high-speed occasions. The calculation characteristics of the calculation components in the FPGA are studied, and the Verilog hardware description language is used to implement iterative calculations and Symbol number multiplication; Finally, the IIR digital filter is programmed to be realized by simulation and implemented on FPGA. It is verified by experiments that the IIR digital filter designed by this method converges and can be applied to systems that require high real-time performance.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Design of IIR Digital Filter Based on FPGA


    Additional title:

    Lecture Notes on Data Engineering and Communications Technologies


    Contributors:
    J. Jansen, Bernard (editor) / Liang, Haibo (editor) / Ye, Jun (editor) / Wang, Chuang (author) / Xi, He (author) / Chen, Tienian (author) / Liu, Jiawei (author)


    Publication date :

    2021-09-27


    Size :

    7 pages





    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English





    Design and implementation of FPGA-based FSK IF digital receiver

    Shuiwang Yang, / Zhilu Wu, / Guanghui Ren, | IEEE | 2006


    FPGA-Based Implementations of Quadrature Mirror Filter Banks

    Al-Haj, A. | British Library Online Contents | 2007


    Digital filter design

    Hauptschein, A. | NTRS | 1964


    Performance modeling, design and FPGA-based validation of digital transparent satellite processors

    Sulli, Vincenzo / Marini, Giuseppe / Santucci, Fortunato et al. | IEEE | 2018