A method of implementing high-speed IIR digital filter in FPGA is proposed, and the stability problem of IIR digital filter coefficients after rounding is theoretically analyzed; the filter is designed using FDATool, and the simulation is programmed in Matlab; the method of experimental simulation is used. Determine the quantization word length of the IIR filter coefficients to ensure the optimization of IIR filter performance and hardware resources, so that the IIR filter can be applied to high-speed occasions. The calculation characteristics of the calculation components in the FPGA are studied, and the Verilog hardware description language is used to implement iterative calculations and Symbol number multiplication; Finally, the IIR digital filter is programmed to be realized by simulation and implemented on FPGA. It is verified by experiments that the IIR digital filter designed by this method converges and can be applied to systems that require high real-time performance.
Design of IIR Digital Filter Based on FPGA
Lecture Notes on Data Engineering and Communications Technologies
International Conference on Cognitive based Information Processing and Applications (CIPA 2021) ; Chapter : 80 ; 628-634
2021-09-27
7 pages
Article/Chapter (Book)
Electronic Resource
English
FPGA-Based Implementations of Quadrature Mirror Filter Banks
British Library Online Contents | 2007
|NTRS | 1964
|