Abstract In this paper we present a method to estimate the scheduling discipline applied on the output port on an Ethernet switch. We use well known formulas to calculate the expected output rate of a scheduler. Assuming that it is one of the following scheduling algorithms FIFO, Fixed Priority or Round Robin, we measure the actual output bandwidth and find the most likely scheduling algorithm. We present both a simulation study and a practical implementation where the proposed principle is implemented on a FPGA based high-pression Ethernet testbed.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Estimating the Scheduling Discipline of an Ethernet Switch Using Constant Bit-Rate Probes


    Contributors:


    Publication date :

    2013-01-01


    Size :

    10 pages





    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English




    Estimating the Scheduling Discipline of an Ethernet Switch Using Constant Bit-Rate Probes

    Revsbech, K. / Madsen, T.K. / Schioler, H. | British Library Conference Proceedings | 2013


    Ethernet-Transceiver und Ethnernet-Switch

    NXP Semiconductors,DE | Automotive engineering | 2015


    ETHERNET SWITCH AND CONTROLLING METHOD THEREOF

    European Patent Office | 2024

    Free access

    ETHERNET SWITCH AND CONTROLLING METHOD THEREOF

    JUNG HOJIN | European Patent Office | 2020

    Free access