Heavy ion testing of the Xilinx Virtex II was conducted on the configuration, block RAM and user flip flop cells to determine their static single-event upset susceptibility using LETs of 1.2 to 60 MeVcm^2/mg. A software program specifically designed to count errors in the FPGA was used to reveal L1/e, values (the LET at which the cross section is l/e times the saturation cross-section) and single-event functional-interrupt failures.
Single event upset suspectibility testing of the Xilinx Virtex II FPGA
2002-01-01
Miscellaneous
No indication
English
High-Speed, Multi-Channel Serial ADC LVDS Interface for Xilinx Virtex-5 FPGA
Online Contents | 2012
Hardware bidirectional real time motion estimator on a Xilinx Virtex II Pro FPGA
BASE | 2006
|Xilinx — FPGA technology breakthrough
Online Contents | 2010