Generic Reed-Solomon decoder fast enough to correct errors in real time in practical applications designed to be implemented in fewer and smaller very-large-scale integrated, VLSI, circuit chips. Configured to operate in pipelined manner. One outstanding aspect of decoder design is that Euclid multiplier and divider modules contain Galoisfield multipliers configured as combinational-logic cells. Operates at speeds greater than older multipliers. Cellular configuration highly regular and requires little interconnection area, making it ideal for implementation in extraordinarily dense VLSI circuitry. Flight electronics single chip version of this technology implemented and available.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Real-Time Reed-Solomon Decoder


    Contributors:

    Published in:

    Publication date :

    1994-09-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Real-Time Reed-Solomon Decoder

    Online Contents | 1994


    Real-Time Reed-Solomon Decoder

    Lahmeyer, C. R. | NTRS | 1985


    Fast Reed-Solomon Decoder

    Liu, K. Y. | NTRS | 1986


    Modular VLSI Reed-Solomon Decoder

    Liu, K. Y. | NTRS | 1986


    Systolic VLSI Reed-Solomon Decoder

    Shao, H. M. / Truong, T. K. / Deutsch, L. J. et al. | NTRS | 1986