Jitter in digital rate multiplier reduced by improved method involving use of two slightly different minor clock periods. Original application to divide measured period of spin of spacecraft into large number of equal subintervals, by counting cycles of master oscillator running at high frequency. Method also used to reduce jitter in other situations necessary to generate equal subintervals from synchronizing clock signal of arbitrary period. Particularly valuable in situations where synchronizing signals lost temporarily and where drift in analog circuit unacceptable.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Low-Jitter Digital Rate Multiplier


    Contributors:

    Published in:

    Publication date :

    1993-06-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Optical clock repetition rate multiplier

    Papakyriakopoulos, T. / Vlachos, K. / Hatziefremidis, A. et al. | IEEE | 1999


    Open-loop digital frequency multiplier

    Moore, R. C. | NTRS | 1977




    Tunable Passive Optical Pulse Repetition Rate Multiplier

    Lasers and Electro-optics Society (Institute of Electrical and Electronics Engineers) | British Library Conference Proceedings | 2004