Monostable multivibrator is implemented by using digital integrated circuits where multiplier constant is too large for conventional phase-locked-loop integrated circuit. A 400 Hz clock is generated by divide-by-N counter from 1 Hz timing reference.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Open-loop digital frequency multiplier


    Contributors:

    Published in:

    Publication date :

    1977-03-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    VHF frequency multiplier

    Cusack, J. A. | NTRS | 1979


    "Exclusive-OR" frequency multiplier

    Harf, K. G. | NTRS | 1977


    Low-Jitter Digital Rate Multiplier

    Katz, Richard B. / Rakow, Glenn P. | NTRS | 1993


    A Digital Open-Loop Adaptive Processor

    Kretschmer, Frank F. / Lewis, Bernard L. | IEEE | 1978


    Open-Loop Acquisition Of Frequency In BPSK

    Shah, Biren N. / Holmes, Jack K. | NTRS | 1992