Improved built-in self-testing circuitry for very-large-scale integrated (VLSI) digital circuits based on version of weighted-test-pattern-generation concept, in which ones and zeros in pseudorandom test patterns occur with probabilities weighted to enhance detection of certain kinds of faults. Requires fewer test patterns and less computation time and occupies less area on circuit chips. Easy to relate switching activity in outputs with fault-detection activity by use of probabilistic fault-detection techniques.
Generating Weighted Test Patterns for VLSI Chips
NASA Tech Briefs ; 14 , 1
1990-01-01
Miscellaneous
No indication
English
One-micron VLSI chips for military systems
Tema Archive | 1983
|Integration of Intelligence for Robotics in VLSI Chips
British Library Online Contents | 1996
|Cascaded VLSI Chips Help Neural Network To Learn
NTRS | 1993
|VLSI chips for vision-based vehicle guidance [2103-24]
British Library Conference Proceedings | 1994
|Solutions to the Fabrication Problems of Hybrid Optoelectronic VLSI CMOS Chips
British Library Conference Proceedings | 1996
|