Improved built-in self-testing circuitry for very-large-scale integrated (VLSI) digital circuits based on version of weighted-test-pattern-generation concept, in which ones and zeros in pseudorandom test patterns occur with probabilities weighted to enhance detection of certain kinds of faults. Requires fewer test patterns and less computation time and occupies less area on circuit chips. Easy to relate switching activity in outputs with fault-detection activity by use of probabilistic fault-detection techniques.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Generating Weighted Test Patterns for VLSI Chips


    Contributors:

    Published in:

    Publication date :

    1990-01-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    One-micron VLSI chips for military systems

    Eldon, J. / Gagnon, M. / Williams, F. | Tema Archive | 1983


    Integration of Intelligence for Robotics in VLSI Chips

    Kameyama, M. | British Library Online Contents | 1996


    Cascaded VLSI Chips Help Neural Network To Learn

    Duong, Tuan A. / Daud, Taher / Thakoor, Anilkumar P. | NTRS | 1993


    VLSI chips for vision-based vehicle guidance [2103-24]

    Masaki, I. / SPIE / United States; Central Intelligence Agency; Office of Research and Development et al. | British Library Conference Proceedings | 1994


    Solutions to the Fabrication Problems of Hybrid Optoelectronic VLSI CMOS Chips

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1996