Accurate, all-digital, high-speed processor comprising correlator and down-converter developed for receivers in Global Positioning System (GPS). Processor reduces roundoff and commensurability errors to extremely small values. Use of digital chip and phase advancers provides outstanding control and accuracy in phase and feedback. Great flexibility imparted by provision for arbitrary starting time and integration length. Minimum-bit design requires minimum number of logical elements, thereby reducing size, power, and cost.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Counterrotator And Correlator For GPS Receivers


    Contributors:

    Published in:

    Publication date :

    1989-06-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English





    Code Tracking Errors for Double Delta Discriminators with Narrow Correlator Spacings and Bandlimited Receivers

    Morrissey, T. N. / Shallberg, K. W. / Townsend, B. et al. | British Library Conference Proceedings | 2006



    The effect of correlator and front‐end design on gnss pseudorange biases for geodetic receivers

    Hauschild, AndrÉ / Montenbruck, Oliver | British Library Online Contents | 2016


    Manchester correlator

    BEARD PAUL | European Patent Office | 2018

    Free access