The results of the trade studies are presented. These trades cover: establishing the basic configuration, establishing the CPU/memory configuration, establishing an approach to crosstrapping interfaces, defining the requirements of the redundancy management unit (RMU), establishing a spare plane switching strategy for the fault-tolerant memory (FTM), and identifying the most cost effective way of extending the memory addressing capability beyond the 64 K-bytes (K=1024) of SUMC-II B. The results of the design are compiled in Contract End Item (CEI) Specification for the NASA Standard Spacecraft Computer II (NSSC-II), IBM 7934507. The implementation of the FTM and memory address expansion.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    SUMC fault tolerant computer system


    Publication date :

    1980-09-10


    Type of media :

    Report


    Type of material :

    No indication


    Language :

    English




    Fault-tolerant computer system

    Avizienis, A. A. / Rennels, D. A. / Ercegovac, M. | NTRS | 1979



    The testing of a special semiconductor chip (SUMC RAD test) : ESA contract no 6189/85/NL/AB

    Fulmer Research Limited / European Space Agency | SLUB | 1989


    Fault Tolerant Spaceborne Computer

    D. R. Bates / J. E. Schell / G. R. Couranz | NTIS | 1984


    Fault-Tolerant Flight Computer

    Online Contents | 1996