Circuit is self-biasing, with differential current-to-voltage conversion. CMOS current-differencing readout consists of dc-balanced pair of virtual ground stages and current-differencing circuit similar to circuit mirror. Triode multiplier cell replaces test sources to form monolithic configuration. Transistors belonging to selected multiplier cell need to be duplicated for each multiplier within correlator chip. Remaining elements form part of readout and may be scaled as single common readout stage.
Monolithic CCD-array readout
NASA Tech Briefs ; 5 , 3
1981-01-01
Miscellaneous
No indication
English
Correlated readout: a new readout method of focal plane array [3360-07]
British Library Conference Proceedings | 1998
|A monolithic myP-ready sum of delta readout circuit with integrated capacitive sensors
Tema Archive | 1996
|Fabricating Microbolometer Array on Unplanar Readout Integrated Circuit
British Library Online Contents | 2005
|Cryogenic Readout Amplifiers for FIRST's Stressed Ge:Ga Array
British Library Online Contents | 1996
|British Library Online Contents | 2003
|