Circuit is self-biasing, with differential current-to-voltage conversion. CMOS current-differencing readout consists of dc-balanced pair of virtual ground stages and current-differencing circuit similar to circuit mirror. Triode multiplier cell replaces test sources to form monolithic configuration. Transistors belonging to selected multiplier cell need to be duplicated for each multiplier within correlator chip. Remaining elements form part of readout and may be scaled as single common readout stage.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Monolithic CCD-array readout


    Contributors:

    Published in:

    Publication date :

    1981-01-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Correlated readout: a new readout method of focal plane array [3360-07]

    Qiu, C. / Wang, X. / Chin, K. K. et al. | British Library Conference Proceedings | 1998


    A monolithic myP-ready sum of delta readout circuit with integrated capacitive sensors

    Steger, M. / Nebel, G. / Sauerbrey, J. et al. | Tema Archive | 1996


    Fabricating Microbolometer Array on Unplanar Readout Integrated Circuit

    Wang, H. / Yi, X. / Lai, J. et al. | British Library Online Contents | 2005


    Cryogenic Readout Amplifiers for FIRST's Stressed Ge:Ga Array

    Dierickx, B. / Seijnaeve, J. / Scheffer, D. | British Library Online Contents | 1996


    Readout characteristics of flexible monolithic optical head slider combined with visible laser light guide

    Hirota, T. / Ohkubo, T. / Itao, K. et al. | British Library Online Contents | 2003