CMOS decoder is assembled from standard 4-line to 16-line decoder/demultiplexer IC's. Matrix may also be used to generate 256 latched-on or latched-off logic signals instead of 512 discrete unlatched signals. By using conventional CMOS IC's, circuit consumes only about 30 milliwatts.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    11-Line to 512-line decoder


    Contributors:

    Published in:

    Publication date :

    1980-09-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Design of Low Power, Area Efficient 2–4 Mixed Logic Line Decoder

    Meena, S. / Jacob, J.Augustin / Poornalakshmi, M. et al. | IEEE | 2018



    Line inspection robot on-line and off-line device and line inspection robot on-line and off-line system provided with same

    MAI XIAOMING / WANG TING / WANG KE et al. | European Patent Office | 2015

    Free access

    Decoder system Patent

    Anderson, T. O. | NTRS | 1970