A large number of traffic accidents are caused by the driver fatigue or drowsiness. These misfortunes can be avoided by keeping a close watch on tired characters of the driver and making a warning signal immediately. This function is implemented by a FPGA based vehicle driver surveillance system presented in this paper. Several well-known image processing algorithms like gray scale projection, edge detection with Prewitt operator and complexity function are combined together to judge whether the driver has his eyes closed. Their hardware architectures have been modeled using the Altera DSPBuilder and integrated as a co-processor to the main Nios II processor which controls the whole system. All of the algorithm hardware implementations have been achieved in a parallel and pipelined way and discussed in detail. The final system is based on the Altera Stratix II EP2S60 FPGA devices and has been proved to meet the basic requirements of drowsiness detection.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A FPGA based driver drowsiness detecting system


    Contributors:
    Fei Wang, (author) / Huabiao Qin, (author)


    Publication date :

    2005-01-01


    Size :

    2718219 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Detecting Driver Drowsiness Based Fusion Multi-sensors Method

    Kim, Svetlana / Park, Hyunho / Lee, Yong-Tae et al. | Springer Verlag | 2019


    Driver Drowsiness Detection

    Rezaei, Mahdi / Klette, Reinhard | Springer Verlag | 2017


    DRIVER DROWSINESS DETECTION

    YANG HSIN-HSIANG / PRAKAH-ASANTE KWAKU O | European Patent Office | 2015

    Free access

    Driver Drowsiness Detection System

    Mahapatra, Pratik / Raj, Shivam / Biswas, Amrita | Springer Verlag | 2022