The system-on-chip of study is a proposed CMOS Image Sensor (CIS) architecture which includes: passive pixel array, digital switches for rows/columns and a first-order single-bit Sigma-Delta Modulator for every four columns. This paper presents the behavioral model of the Sigma-Delta Modulator, to estimate their performance in terms of Signal to Noise Ratio and Dynamic Range. The model starts with an ideal modulator, and then are added noise sources and nonlinear distortions, arose by the light source and the modulator non-idealities. All modeling was developed at system level. The performance obtained with the compartmental model showed good agreement with the temporal measurements obtained directly from CIS. This model allows determining the main noise sources that degrade the performance.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Performance Estimation of a First-Order Sigma-Delta Modulator in a CMOS Image Sensor Using Behavioral Modeling


    Contributors:


    Publication date :

    2010-09-01


    Size :

    564768 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    A 15-bit incremental sigma-delta ADC for CMOS image sensor

    Chen, Nan / Li, Zhengfen / Zhong, Shengyou et al. | SPIE | 2015


    Asynchronous fiber-optic delta-sigma modulator

    Reeves, E. / Costanzo-Caso, P. / Siahmakoun, A. | IEEE | 2011


    A Novel Cascade Sigma Delta Modulator Architecture

    Yang, X. / Chen, G. / Cheng, J. | British Library Online Contents | 2008


    A Novel Architecture of High-Order Two-Channel Time-Interleaved Sigma Delta Modulator

    Yang, X. / Chen, G. / Cheng, J. | British Library Online Contents | 2008