In this paper, a high speed pipelined architecture with pipeline scheduler is presented for the JPEG2000 arithmetic encoder. The new design has removed the need for the additional hardware units for the procedures of the encoding process with suitably controlling the pipeline stages. The proposed system is described in Verilog HDL and targeted for the Xilinx Virtex-5 FPGA family. Results of the timing analysis showed that designed architecture is able to achieve 132 Msymbols/sec throughput.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A high throughput MQ arithmetic encoder implementation for JPEG2000


    Contributors:
    Mert, Y. M. (author) / Ismailoglu, N. (author) / Oktem, R. (author)


    Publication date :

    2011-06-01


    Size :

    1148699 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Efficient Memory Subsystem for High Throughput JPEG2000 2D-DWT Encoder

    Li, Bao-Feng / Dou, Yong / Shao, Qiang | IEEE | 2008


    Design of High Efficient JPEG2000 Bit-Plane Encoder

    Yong, W. / Nanning, Z. / Kuizhi, M. | British Library Online Contents | 2005


    Dual Symbol Processing for MQ Arithmetic Coder in JPEG2000

    Noikaew, Nopphol / Chitsobhuk, Orachat | IEEE | 2008


    Sub-optimal truncation in JPEG2000 imagery for rate control and high compression throughput

    Balster, Eric J. / Fortener, Benjamin T. / Kordik, Andrew M. et al. | IEEE | 2011


    Design of New Pipeline Arithmetic Encoder

    Kuizi, M. / Nanning, Z. / Xuguang, L. | British Library Online Contents | 2004