Effects of the spacer-drain overlap on the performance parameters of the double gate tunnel field effect transistor is proposed and investigated in this paper. By proper fabrication of the spacer-drain overlap, we can obtain a lower sub-threshold swing, smaller short channel effect (SCEs), i.e. drain induced barrier lowering (DIBL), higher ON-state current (ION) and considerably less OFF-state current (IOFF). Here we also measure effects of the channel length variation of the device. In this paper, we compare the proposed device with single gate tunnel FET with spacer-drain overlap using vertical tunneling concept. So we can observed, that the proposed device gives better performance parameters.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    TCAD simulations of double gate tunnel field effect transistor with spacer drain overlap base on vertical Tunneling


    Contributors:


    Publication date :

    2017-04-01


    Size :

    358334 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Analytical Drain Current Model Considering Mobile Charges for Double-Gate Tunneling Field Effect Transistor

    Meng, Qingzhi / Li, Zunchao / Guan, Yunhe et al. | British Library Online Contents | 2016


    A Novel GaAs-Based Tunnel Field-Effect Transistor Without Drain Junction

    Luo, Dongxu / Li, Zunchao / Guan, Yunhe et al. | British Library Online Contents | 2016



    Porous-Floating-Gate Field-Effect Transistor

    Thakoor, Anilkumar P. / Moopenn, Alexander W. / Lambe, John J. | NTRS | 1990


    TCAD simulations for a novel single-photon avalanche diode

    Jin, Xiangliang / Yang, Jia / Yang, Hongjiao et al. | SPIE | 2015