Effects of the spacer-drain overlap on the performance parameters of the double gate tunnel field effect transistor is proposed and investigated in this paper. By proper fabrication of the spacer-drain overlap, we can obtain a lower sub-threshold swing, smaller short channel effect (SCEs), i.e. drain induced barrier lowering (DIBL), higher ON-state current (ION) and considerably less OFF-state current (IOFF). Here we also measure effects of the channel length variation of the device. In this paper, we compare the proposed device with single gate tunnel FET with spacer-drain overlap using vertical tunneling concept. So we can observed, that the proposed device gives better performance parameters.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    TCAD simulations of double gate tunnel field effect transistor with spacer drain overlap base on vertical Tunneling


    Beteiligte:


    Erscheinungsdatum :

    2017-04-01


    Format / Umfang :

    358334 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    Porous-Floating-Gate Field-Effect Transistor

    Thakoor, Anilkumar P. / Moopenn, Alexander W. / Lambe, John J. | NTRS | 1990


    TCAD simulations for a novel single-photon avalanche diode

    Jin, Xiangliang / Yang, Jia / Yang, Hongjiao et al. | SPIE | 2015


    Flexible graphene field effect transistor with ferroelectric polymer gate

    Wang, X. / Tang, M. / Chen, Y. et al. | British Library Online Contents | 2016


    Irradiation effect on back-gate graphene field-effect transistor

    Chen, Xinlu / Srivastava, Ashok / Sharma, Ashwani K. et al. | SPIE | 2017