Porous-floating-gate, "vertical" field-effect transistor proposed as programmable analog memory device especially suitable for use in electronic neural networks. Analog value of electrical conductance of device represents synaptic weight (strength of synaptic connection) repeatedly modified by application of suitable writing or erasing voltage. Suited for hardware implementations of massively parallel neural-network architectures for two important reasons: vertical transistor structure requires only two external electrodes, and use of tailored amorphous semiconductors provides choice of very wide range of low conductivity values, dictated by overall power dissipation requirements in massively parallel neural-network circuits.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Porous-Floating-Gate Field-Effect Transistor


    Beteiligte:

    Erschienen in:

    Erscheinungsdatum :

    01.07.1990



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch




    Irradiation effect on back-gate graphene field-effect transistor

    Chen, Xinlu / Srivastava, Ashok / Sharma, Ashwani K. et al. | SPIE | 2017


    Flexible graphene field effect transistor with ferroelectric polymer gate

    Wang, X. / Tang, M. / Chen, Y. et al. | British Library Online Contents | 2016


    Floating-Emitter Solar-Cell Transistor

    Sah, C. T. / Cheng, L. J. | NTRS | 1986


    A Current Model for Surrounding Gate Metal-Oxide-Semiconductor Field-Effect Transistor

    Xu, J. / You, Y. / Li, Z. | British Library Online Contents | 2010


    Threshold Voltage Modeling of Partially-Depleted Dual-Material Surrounding Gate Field-Effect Transistor

    Li, Z. / Luo, C. / Wang, C. et al. | British Library Online Contents | 2013