As aircraft avionics systems become more and more integrated and complex, the overall costs and duration of system verification and validation efforts continue to increase and contribute to the rising costs of new system design. In order to control costs, reduce schedules, and improve overall quality, Distributed Hardware-in-the-Loop (HIL) simulations are increasingly being used to verify integrated modular avionics systems. As these systems become increasingly complex, the distributed system must interface with an ever increasing number of aircraft interfaces, sensors, and actuators which often drives the requirement for a distributed, real-time processing architecture for the HIL system. This paper provides a brief technical overview of distributed HIL test systems and also explores the use of a high speed Shared Memory Network for data sharing and time synchronization between real time processors in a distributed HIL test system.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High speed Shared Memory Networks in hardware in the loop applications


    Contributors:

    Published in:

    Publication date :

    2015-11-01


    Size :

    265647 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Hardware in the loop for electronic speed limiter

    Taksale, Abhijeet S. / Shahane, Priti / Vaidya, Vishwas et al. | IEEE | 2015


    Hardware-In-the-Loop (HIL) images of SPEED+

    Legrand, Antoine | DataCite | 2024



    Closed-loop controlled pantograph for high-speed applications

    Baldauf, W. / Kolbe, M. / Krotz, W. | British Library Online Contents | 2005