As aircraft avionics systems become more and more integrated and complex, the overall costs and duration of system verification and validation efforts continue to increase and contribute to the rising costs of new system design. In order to control costs, reduce schedules, and improve overall quality, Distributed Hardware-in-the-Loop (HIL) simulations are increasingly being used to verify integrated modular avionics systems. As these systems become increasingly complex, the distributed system must interface with an ever increasing number of aircraft interfaces, sensors, and actuators which often drives the requirement for a distributed, real-time processing architecture for the HIL system. This paper provides a brief technical overview of distributed HIL test systems and also explores the use of a high speed Shared Memory Network for data sharing and time synchronization between real time processors in a distributed HIL test system.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    High speed Shared Memory Networks in hardware in the loop applications


    Beteiligte:

    Erschienen in:

    Erscheinungsdatum :

    01.11.2015


    Format / Umfang :

    265647 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Hardware in the loop for electronic speed limiter

    Taksale, Abhijeet S. / Shahane, Priti / Vaidya, Vishwas et al. | IEEE | 2015


    Hardware-In-the-Loop (HIL) images of SPEED+

    Legrand, Antoine | DataCite | 2024



    Hardware-in-the-loop testing in racing applications

    Waeltermann,P. / Michalsky,T. / Held,J. et al. | Kraftfahrwesen | 2004


    Closed-loop controlled pantograph for high-speed applications

    Baldauf, W. / Kolbe, M. / Krotz, W. | British Library Online Contents | 2005