The maximum likelihood (ML) phase error detector (PED) for 16-APSK is derived and analyzed. The ML PED is used as part of a phase lock loop (PLL) to perform carrier phase synchronization and, to a limited extent, frequency offset synchronization. Compared to other PEDs suitable for use with 16-APSK, the results show that a PLL using the ML PED achieves lower estimator error variance than a PLL using the other PEDs at low signal-to-noise ratios. As the signal-to-noise ratio increases, the performance of the PLL based on all the PEDs are the same.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    On the Maximum Likelihood Non-Data-Aided Phase Error Detector for 16-APSK


    Contributors:


    Publication date :

    2022-03-05


    Size :

    2929073 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    On the Nondata-Aided Maximum Likelihood Phase Error Detectors for 16- and 32-APSK

    Rice, Michael / Jensen, Nathan / Landon, Laura et al. | IEEE | 2023


    Simplified Expressions for APSK Error Performance

    Evans, Barry / Awoseyila, Adegbenga | AIAA | 2012


    Simplified Expressions for APSK Error Performance

    Afelumo, O.S. / Awoseyila, A.B. / Evans, B.G. et al. | British Library Conference Proceedings | 2012


    Turbo-Coded APSK for aeronautical telemetry

    Shaw, Christopher / Rice, Michael | IEEE | 2010


    On APSK Design for Nonlinear Transmissions

    Evans, Barry / Afelumo, Olutayo / Awoseyila, Adegbenga | AIAA | 2012