Connectivity verification is very important to validate every design and the primary objective of the verification of a design is to check the correctness and performance of the Register-transfer level design against the specification. The aim of the project is to check the connectivity correctness and performance between the modules of the design. Project includes to write checks in System Verilog language to check connectivity of processor subsystem in zynq Ultrascale+ MpSoC contains low power and full power domain. A System Verilog based verification environment is developed. Here Verification is categorized into the following: “Whole system bring up” which includes booting of each processor and able to do some basic transfers to local memory i.e. Clock settings and some basic operations at system level. “Connectivity checks” which include the basic transaction to all modules at system level and toggle all ports. “Basic Functional Verification” which includes, Data Flow, Data Integrity through the system, address decoding etc., of each module at system level. Here Verification is for the Watchdog Timer (WDT) and Triple Timer Counter (TTC) blocks using advanced extensible interface (AXI) bus and advanced peripheral bus (APB) which generates different interrupts helps to avoid system malfunctions.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Connectivity verification of zynq UltraScale+ MPSoC with TTC and WDT interrupts


    Contributors:
    Rajani, A. (author) / Vijitha, P. (author)


    Publication date :

    2017-04-01


    Size :

    431165 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Development of Traction Control Unit Control System for PHM Based on Zynq UltraScale+

    Hao, Jia / Wei, Han / Di, Shen et al. | British Library Conference Proceedings | 2022



    Development of Traction Control Unit Control System for PHM Based on Zynq UltraScale+

    Hao, Jia / Wei, Han / Di, Shen et al. | Springer Verlag | 2022


    UART with Interrupts

    Gay, Warren | Springer Verlag | 2024


    Interrupts, Timers, Counters, and PWM

    Subero, Armstrong | Springer Verlag | 2024