In support of next-generation satellite communication systems and other payload processing capabilities, SEAKR Engineering is developing a flexible, high-performance modem architecture that has reconfigurable processing resources at its core. This paper outlines the architecture design and major technological achievements required to support dynamic operational environments with an eye on supporting high volume manufacturing programs. The design of the flexible modem and its capability to dynamically reconfigure to accommodate processing load and failures will be featured.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High performance, high volume reconfigurable processor architecture


    Contributors:


    Publication date :

    2012-03-01


    Size :

    857504 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Reconfigurable Architecture For High Performance Turbo Decoder

    Mathana, Joseph Michael M. / Rangarajan, Parthasarathy | British Library Online Contents | 2012


    Reconfigurable Architecture for High Performance Turbo Decoder

    Mathana, J.M.M. / Rangarajan, P. | British Library Online Contents | 2012


    Reconfigurable Communications Processor Architecture (AIAA 2014-4383)

    Murray, P. / Troxel, I. / American Institute of Aeronautics and Astronautics | British Library Conference Proceedings | 2014