Reconfigurable Architecture For High Performance Turbo Decoder
International journal of computers and applications ; 34 , 3 ; 166-173
2012-01-01
8 pages
Article (Journal)
English
DDC: | 004.05 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Reconfigurable Architecture for High Performance Turbo Decoder
British Library Online Contents | 2012
|Deep Space Network turbo decoder implementation
NTRS | 2001
|Deep Space Network turbo decoder implementation
NTRS | 2000
|Deep Space Network turbo decoder implementation
IEEE | 2001
|