The significant problem of data dropouts in aeronautical telemetry due to multiple transmit antennas has escalated as transmit data rates have increased. A proposed solution of using a space-time coded signal can resolve these data dropouts at the expense of increased receiver complexity. This paper describes an implementation overview of an FPGA-based space-time coded telemetry receiver and the various challenges associated with its realization. In addition, we discuss the productivity of the high-level design tool used in constructing the receiver, Xilinx System Generator for DSP. With some overhead in terms of FPGA fabric usage and clock speed, our estimates show a 2 - 3x productivity improvement over standard HDLs.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An FPGA-based Space-time coded telemetry receiver


    Contributors:


    Publication date :

    2008-07-01


    Size :

    7773540 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Space–Time Block-Coded ARTM CPM for Aeronautical Mobile Telemetry

    Josephson, Chad / Perrins, Erik / Rice, Michael | IEEE | 2022


    Estimators for Space-Time Block-Coded ARTM CPM in Aeronautical Mobile Telemetry

    Josephson, Chad / Giddens, Spencer / Perrins, Erik et al. | IEEE | 2022



    Turbo-Coded APSK for aeronautical telemetry

    Shaw, Christopher / Rice, Michael | IEEE | 2010


    Turbo-Coded APSK for Aeronautical Telemetry

    Shaw, C | Online Contents | 2010