The significant problem of data dropouts in aeronautical telemetry due to multiple transmit antennas has escalated as transmit data rates have increased. A proposed solution of using a space-time coded signal can resolve these data dropouts at the expense of increased receiver complexity. This paper describes an implementation overview of an FPGA-based space-time coded telemetry receiver and the various challenges associated with its realization. In addition, we discuss the productivity of the high-level design tool used in constructing the receiver, Xilinx System Generator for DSP. With some overhead in terms of FPGA fabric usage and clock speed, our estimates show a 2 - 3x productivity improvement over standard HDLs.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    An FPGA-based Space-time coded telemetry receiver


    Beteiligte:
    Lavin, Christopher (Autor:in) / Nelson, Brent (Autor:in) / Palmer, Joseph (Autor:in) / Rice, Michael (Autor:in)


    Erscheinungsdatum :

    01.07.2008


    Format / Umfang :

    7773540 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Space–Time Block-Coded ARTM CPM for Aeronautical Mobile Telemetry

    Josephson, Chad / Perrins, Erik / Rice, Michael | IEEE | 2022


    Telemetry receiver

    Gilchriest, C. / Goldstein, R. / Mathison, R. | NTRS | 1970


    Estimators for Space-Time Block-Coded ARTM CPM in Aeronautical Mobile Telemetry

    Josephson, Chad / Giddens, Spencer / Perrins, Erik et al. | IEEE | 2022