A 12-channel 3.125 Gb/s VCSEL driver IC has been designed in a SiGe BiCMOS process technology. The IC consists of 12 VCSEL drivers, a set of DACs providing per-channel adjustment of modulation and bias currents, peaking depth and width, and overcurrent threshold, and a three-wire serial interface which allows access to the DACs as well as internal registers for eye safety shutdown and other functions. The driver IC addresses many of the manufacturing issues in very short reach (VSR) parallel optical modules.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Design trends and challenges for parallel optical interconnect


    Contributors:
    Armstrong, A. (author) / Killmeyerz, S. (author) / Yee, J. (author) / Uscategui, G. (author) / Deming, R. (author) / Taewon Jung, (author) / Heilman, R. (author) / Patterson, H. (author) / Yoonhyuk Ro, (author) / Myers, D. (author)


    Publication date :

    2001-01-01


    Size :

    185872 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    MF1 Design Trends and Challenges for Parallel Optical Interconnect

    IEEE | British Library Conference Proceedings | 2001




    Parallel Optical Interconnect - A Cost Performance Breakthrough

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1996


    36-Channel, 120 Gigabit/s Parallel Optical Interconnect

    IEEE | British Library Conference Proceedings | 2003